Not in the syllabus !
Logic Design
As per as First Edition: 17th Sep 2000 Godse Book:
|
Logic Gates and Boolean Algebra
( Complete Chapter no 1)
|
In Combinational Logic
(Chapter 3) the following are not in the syllabus
|
Unsigned and Signed Number Representation (Page no 151 to
158)
|
|
9's Complement and 10's Complement (Page no 164 to 168 (1/4
of a page))
|
In Combinational Logic with MSI
and LSI (Chapter 4) the following are not in syllabus
|
Demultiplexer to End of Chapter (i.e. Page no 210 to
232)
|
In Flip-Flops, Registers and
Counters (Chapter 5) the following are not in syllabus
|
RS Flip-Flop (i.e. Page no 235 to 240), T Flip Flop
& Triggering of Flip Flop (Page no 247 & 248, 1/2 Page of 249)
|
|
Ex. 5.12 (Page 299), Page 301 to 308(1/2 Page), Page
311, 320.
|
In Sequential Circuits
(Chapter 6) the following are not in syllabus
|
Page no 338 to 344, Page no 346 to 349 and Page no
364 to 369.
|
For new Edition (i.e. Sep 2001), please refer old book and
correct your self.
Memory Devices will be announced Later.
As per as Second Edition (New Book)
Flip
Flops, Registers and Counters (Chapter 5)
The following topics are not in syllabus
| RS Flip-Flop |
| Clocked RS flip-flop |
| T Flip Flop (of any related topic is also not in syllabus) |
| Triggering of Flip Flops |
| IC 7492 (including problems based on them) |
| IC 74161 |
| IC 74191 |
| IC 74192 |
For all above listed IC's, skip the
problems based on above IC's or in other words the problems which uses above
IC's are not in syllabus.
| Counter Applications (full topics related to this i.e. to end of
chapter) |
Sequential Circuits
(Chapter 6)
| Up to State Diagram |
Still there are some topics. Please refer old book for complete
information.
|